

Fig. 1a

FIG. 1b is a block diagram of a multi-channel signal processing system. The system is organized into four main functional blocks: 10 RCVR MODULES, 20 SUB-BAND MODULES, 30 CHANNELIZER MODULES, and 40 SIGNALPROCESSOR MODULE. Each of these blocks contains multiple parallel processing channels, indicated by the use of single and double primes (e.g., 110, 110'').




Fig. 1b




Fig. 2a




Fig. 2b




Fig. 2c

FIG. 3 is a block diagram of a system for processing complex spectrum data. The system includes a Channel Processor 410, a System Controller 80, and a Digital Recorder 90. The Channel Processor 410 is connected to the System Controller 80 via an 82 SYSTEM BUS. The Channel Processor 410 includes a Real Time Computer Controller 413, a Detection Processor 414, and a Demodulator Recognition Processor 415. The Demodulator Recognition Processor 415 is connected to the Digital Recorder 90 via an 83 DATA BUS. The Channel Processor 410 also includes a FITO Delay Memory 412, which is connected to the Real Time Computer Controller 413 and the Detection Processor 414. The Channel Processor 410 is connected to a Complex Spectrum Upper Half 407 via a TDM-1 interface. The Channel Processor 410 outputs Data Out to the Digital Recorder 90.





Fig. 3







Fig. 5

FIG. 6 is a block diagram of a digital signal processing system. The system is organized into four main functional blocks: 10 RCVR MODULES, 20 SUB-BAND MODULES, 30 CHANNELIZER MODULES, and 40 SIGNALPROCESSOR MODULE. The 10 RCVR MODULES (labeled 5, 5', 5'') each contain a Wide Band Receiver (WB Rcvr) 110. The output of the WB Rcvr is fed into the 20 SUB-BAND MODULES (labeled 210, 210', 210''). Each sub-band module contains an ADC 210, a Digital Down Converter 220, and a Digital Up Converter 230. The output of the Digital Down Converter is fed into the 30 CHANNELIZER MODULES (labeled 307, 307', 307''). Each channelizer module contains an FFT Channelizer 310, a Digital-to-Analog Converter (D M A) 330, and a Digital-to-Analog Converter (D R P) 370. The output of the FFT Channelizer is fed into the 40 SIGNALPROCESSOR MODULE (labeled 407, 407', 407''). Each signal processor module contains two Channel Processors 410. The output of the Channel Processors is fed into the 60 DF PROCESSOR MODULE (labeled 607, 607', 607''). Each DF processor module contains two DF Processors 610. The output of the DF Processors is fed into the 82 SYSTEM BUS. The 82 SYSTEM BUS is connected to the 81 CONTROL LINE, the 83 DATA BUS, and the Digital Data Recording Means 90. The 81 CONTROL LINE is also connected to the System Controller 80.






Fig. 7

610 DF PROCESSOR




Fig. 8a

FIG. 8b is a block diagram of a 610 DF PROCESSOR. The diagram shows the internal structure of the processor, including the Real Time Computer Controller, DF Synthesis Filters, FITO Delay Memory, MUX, and DF Calculator. It also shows the external components like the System Controller and the FFT Reference Data, FFT Sine Data, and FFT Cosine Data blocks.

610 DF PROCESSOR




Fig. 8b

610 DF PROCESSOR




Fig. 8c

690 BEAMFORMER PROCESSOR




Fig. 8d

FIG. 9a is a block diagram of a 616 DF Calculator. The diagram shows a series of processing blocks for multiple channels (a, b, ..., n). Each channel starts with a FIFO Delay Buffer (612a, 612b, ..., 612n) connected to an IFFT block (623a, 623b, ..., 623n). The output of the IFFT block is multiplied by a Shape Filter $H_a(f)$ (620). The result is then passed through an IQ Rotate block (624a, 624b, ..., 624n), followed by an FFT block (626a, 626b, ..., 626n). The output of the FFT block is multiplied by a Step Tune Selector (622). The final output is passed through a FIFO DMA block (625a, 625b, ..., 625n) and an IFFT block (623'a, 623'b, ..., 623'n) to produce the final output (625'a, 625'b, ..., 625'n). The entire system is controlled by a Real Time Computer Controller (680).

616 DF Calculator

614 DF Synthesis Filters




Fig. 9a




Fig. 9b




Fig. 10a




Fig. 10b




Fig. 10c




Fig. 11a




Fig. 11b




Fig. 11c

FIG. 11d is a block diagram of a system for processing signals from multiple sensors. The system includes a First Sensor 5, Nth Sensor 5, Receiver Module 10, Sub-Band Module 20, Channelizer Module 30, DF Processor Module 60, Signal Processor Module 40, and Digital Data Recording Means 90. The system is controlled by a System Controller 80. The signal flow is as follows: First Sensor 5 and Nth Sensor 5 output signals to the Receiver Module 10. The Receiver Module 10 outputs an Intermediate Frequency (IF) signal to the Sub-Band Module 20. The Sub-Band Module 20 outputs a signal to the Channelizer Module 30. The Channelizer Module 30 outputs a signal to the DF Processor Module 60. The DF Processor Module 60 outputs a signal to the Signal Processor Module 40. The Signal Processor Module 40 outputs a signal to the Digital Data Recording Means 90. The System Controller 80 is connected to the Receiver Module 10, Sub-Band Module 20, Channelizer Module 30, and Signal Processor Module 40 via control lines 81 and 82.




Fig. 11d

